ABSTRACT In order to realize ultralow power Internet-of-Things (IoT) edge devices, standby leakage current must be suppressed because activity of IoT device is very small in an intermittent mode. One of the approaches for ultralow power consumption is normally off computing by utilizing nonvolatile memory. After the discovery of ferroelectricity in HfO 2 which is compatible to CMOS integration, ferroelectric nonvolatile memory has been revisited. In this paper, toward normally off computing, we have proposed, designed, and fabricated nonvolatile SRAM integrated with ferroelectric HfO 2 capacitor in a simple architecture with two capacitors. Fundamental store and recall operation have been demonstrated. This device technology will open a new path for ultralow power IoT application.
I. INTRODUCTION
Cyber Physical System (CPS) has been a key business platform. Tremendous amount of data are collected from physical space, then the data are transferred, stored and analyzed in cloud computing in virtual space. Finally, new strategic social services are provided back to the physical space. In CPS, Internet-of-Things (IoT) edge device plays a key role as a sensor node device. The number of IoT device will become trillions or more, and thus inevitably IoT device must be ultralow power. Battery maintenance and exchange for each IoT device is not cost-effective. Therefore, ultimately speaking, IoT device is required to operate by generating and managing its own power by utilizing energy harvesting technique. Available power depends on the environment. For example, in a room environment, available power is as much as 1mW from human vibration, environmental radio and so on [1] . Current commercially available sensor node device consumes tens of or hundreds of mW. Therefore, in order to realize autonomous IoT device, power consumption should be reduced by more than 10x. To tackle this challenge, we take the approach of introducing new device technologies.
In order to understand what device technology will be needed, we first built a simple model to estimate power consumption of microcontroller unit (MCU). Fig. 1 shows power consumption of MCU versus active rate which represents switching frequency per second for different technology and different leakage current. In this model, dynamic energy was estimated by commercial low power MCU [2] and static energy was calculated by SRAM cell current times the number of SRAM cells [3] , [4] . At high active rate, active switching power is dominant while at low active rate, standby leakage power is dominant. IoT device operates in an intermittent mode and its active rate is supposed to be low. Power consumption is dominated by standby leakage power, most of which comes from a number of transistors in memory. In order to achieve mW level of power consumption, it is necessary to suppress leakage current by more than 10x. One approach is to improve subthreshold swing overcoming the conventional limit of 60mV/dec at room temperature. There have been many research activities ongoing for steep subthreshold transistors such as tunnel FET [5] , [6] and negative capacitance FET [7] - [9] . This approach will suppress leakage current without sacrificing drive current. However, 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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Another approach is to power off most of the modules in standby mode, so that leakage power can be suppressed. If the modules are just powered off, modules need to start up and cost extra overhead. Therefore, before power-off, the state information must be stored in some nonvolatile memory element, and after power-on, the previous state must be immediately recalled without overhead. This approach is normally-off computing [10] - [12] . Normally-off computing approach is practical and promising because standard CMOS frontend process can be applied and nonvolatile element can be implemented in backend process. If the process is compatible to CMOS backend and process cost is met, normally-off computing is a viable solution. The architecture of normally-off computing depends on the specification of the system such as performance, power consumption, and cost. If normally-off computing is implemented by standard system with SRAM and flash memory as a nonvolatile memory with external I/O bus, store and recall operation of the previous state before power-off cause long latency and large power consumption. Therefore, it is important to move nonvolatile memory to CPU as close as possible. And the nonvolatile memory must operate with low power consumption. An ultimate architecture will have such new nonvolatile memory as an on-chip working memory replacing SRAM. Although this approach is attractive, however, it will require high reliability and new interface for memory access.
One hybrid approach is to equip nonvolatile capability in Flip-Flop (FF) and SRAM, which turns out to be nonvolatile FF (NVFF) [10] , [11] and SRAM (NVSRAM) [12] - [14] . NVFF is placed in a datapath, which is important for storing the state in the datapath. On the other hand, NVSRAM works as a memory with small capacity. IoT device will not require high capacity memory because it does only small task in an intermittent communication at low data rate. Rather IoT device needs small capacity but with fast access time so that it can go to sleep state more often to save power consumption. Therefore, if the cost is met, NVSRAM can be a viable solution for ultralow power IoT device.
There are many choices for nonvolatile memory element [10] - [14] . In this work, we chose ferroelectric memory [10] , [14] . Ferroelectric memory has been studied for several decades and was commercialized as a low power LSI circuit, for example, in smart card and microcontroller. Ferroelectric memory is, in principle, field effect memory in the form of a capacitor, where the direction of spontaneous polarization represents a bit. Ferroelectric memory has several features. For example, access speed is as fast as DRAM without much penalty [14] . Moderate endurance/retention characteristics are available [14] for intermittent operation. Low voltage and low power operation are possible by fielddriven operation. However its process cost was not satisfying. For example, if the conventional perovskite material is used, process integration and miniaturization are challenging because capacitance thickness should be tens of or hundreds of nano-meter to balance capacitance in memory circuit and such a thick ferroelectric material is hard to pattern in high-density circuit layout [14] . Moreover, conventional ferroelectric material contains environmentally unfriendly material, which may not be suitable for sustainable society. However, ferroelectricity has been recently discovered in HfO 2 -based thin film with sub-10nm thickness [15] - [18] . Since HfO 2 insulator thin film has been mature as high-k gate dielectric in advanced CMOS technology and typical interconnect metals such as TiN and TaN can be used, it is worth revisiting ferroelectric memory device with ferroelectric HfO 2 thin film which can fit to advanced CMOS technology.
Based on the background and motivation above, the objective of this paper is to design, fabricate NVSRAM integrated with ferroelectric HfO 2 capacitor in the university lab as a prototype, and then demonstrate its fundamental store and recall operation in the prototype.
II. OPERATION PRINCIPLE OF NONVOLATILE SRAM
There are several architectures for NVSRAM [19] - [23] . In this work, we chose the SRAM cell with two ferroelectric capacitors at the internal nodes [14] , [20] , [21] shown in Fig. 2 because of its simple structure for process integration and operation principle for measurement. However, in order to improve operation margin, extra isolation transistors or ferroelectric capacitors will be required [19] , [22] , [23] , which will be investigated in future. Here we review the operation principle of the NVSRAM in Fig. 3 .
NVSRAM works as just a SRAM in a normal mode. NVSRAM can read and write data by the same interface as a SRAM. In this mode, dielectric capacitors of internal nodes are charged and discharged. Ferroelectric capacitors add paraelectric capacitance at the nodes but do not cause too much penalty for read and write access time [20] for IoT application. In normal mode, V DD /2 is applied to the plate line (PL) which is connected to one of the electrodes VOLUME 6, 2018 281 of the ferroelectric capacitors. Please note that spontaneous polarization does not reverse during normal mode. This is a beneficial feature because, unlike conventional DRAM-like FeRAM, ferroelectric capacitor does not need to flip spontaneous polarization at normal read/write memory access, which mitigates the reliability requirements for ferroelectric capacitors. Before power-off, current state data must be stored in the ferroelectric capacitors. To do so, first, PL is pulled up to V DD so that one of the ferroelectric capacitor is written by applying −V DD at the capacitor and generating spontaneous polarization. Then PL is pulled down to GND so that the other ferroelectric capacitor is written by applying +V DD at the capacitor and generating the opposite sign of spontaneous polarization. Now, the NVSRAM cell is ready to turn off power line (PWR). When NVSRAM cell wakes up, PL is pulled up to V DD for recall operation. The internal nodes have different values of capacitances depending on the direction of the spontaneous polarizations. Because of this capacitance difference, node voltages evolve to the previous values before power-off. After establishing the previous node voltages, lastly, PL is pulled up to V DD /2 and the NVSRAM is in a normal SRAM mode.
III. DEVICE DESIGN AND FABRICATION
To design NVSRAM with ferroelectric HfO 2 , first, we have extracted device parameters from SOI CMOS transistors and ferroelectric HfO 2 capacitors which were fabricated by our university's device fabrication facility. Then we designed and simulated NVSRAM with ferroelectric HfO 2 by SPICE. Fig. 4 shows the simulated transient characteristics of NVSRAM cell during recall operation for the previously stored data. The SPICE model, particularly in this simulation, is very simple. Linear capacitors are extracted from experimental data for each polarization states, and connected to the nodes. We confirmed that NVSRAM to be fabricated in our lab can operate recall/store operation from this result.
NVSRAM integrated with ferroelectric HfO 2 was fabricated in our university's fabrication facility. The device fabrication process flow is as follows. First, SOI SRAM is fabricated by conventional front end process. Starting SOI thickness is 100nm and BOX thickness is 200nm. For simple process, only single well doping was done by ion implantation and thermal annealing to set threshold voltage. Well doping concentration is about 1 × 10 17 cm −3 . Gate oxide thickness is 10nm. Gate length and width are designed to be 1 − 10µm. Polysilicon gate and source/drain were doped by self-aligned manner. Interlayer dielectric SiO 2 was deposited by LPCVD.
Backend process is simplified in order to maintain the characteristics of ferroelectric capacitor for demonstration without degrading characteristics by process induced damage. After contact formation, 20nm Ti and 50nm TiN were deposited by RF reactive sputtering. Then 9nm HfZrO 2 were deposited by atomic layer deposition (ALD). 30% Zr was incorporated in HfO 2 by inserting ZrO 2 layer in 282 VOLUME 6, 2018 ALD sequence. 50nm top TiN was deposited by RF reactive sputtering. Ferroelectric capacitor was patterned by wet etching. Top TiN and HfZrO 2 were etched by H 2 O 2 at 60 • C and BHF at room temperature, respectively. Bottom TiN was patterned in the shape of interconnect and probe pad between ferroelectric capacitor and SRAM cell by H 2 O 2 at 60 • C. Lastly, crystallization anneal for HfZrO 2 was done at 500 • C by RTA. Capacitor dimension was 30mm-100mm diameter. Fig. 5 (a) summarizes the fabrication process flow and Fig. 5 (b) shows the topdown microscope image after device fabrication. Memory cell was tested by adding peripheral circuit built from discrete component and FPGA. The sample was tested in probe station. Each probe was connected to multi-channel arbitrary wave generator implemented by FPGA and/or oscilloscope. Particularly, bitline pads were connected to both wave generator and oscilloscope and the connection was controlled by discrete CMOS switch of which gate was controlled by wave generator for read and write operation. Threshold voltage of transistors in SRAM cell can be adjusted by common substrate bias for both NMOS and PMOS.
IV. EXPERIMENTAL RESULTS AND DISCUSSIONS
First, the characteristics of ferroelectric HfO 2 capacitor integrated on NVSRAM cell was confirmed. Fig. 6 shows the cross sectional TEM image of fabricated HfZrO 2 capacitor. Uniform and crystallized 9nm HfZrO 2 was formed. Fig. 7 (a) shows the measured P-V characteristics of a ferroelectric HfO 2 capacitor on NVSRAM cell, which does not show degradation. From this result, we chose V DD to be 2.0V. PL voltage swings from 2.5V to −0.5V to overdrive voltage in ferroelectric capacitors. For restore operation, as mentioned before, ferroelectric capacitor needs to have sufficiently large capacitance difference for each spontaneous polarization. Fig. 7 (b) shows the differential capacitance of a fabricated ferroelectric capacitor and shows the sufficiently large capacitance difference. We confirmed that static butterfly curve of NVSRAM did not differ from the one of SRAM fabricated on the same chip (not shown). Fig. 8 shows the measured transient characteristics of NVSRAM cell in restore operation. The NVSRAM cell was experimentally able to restore previously stored data as simulated in Fig. 4 . Fig. 9 shows the measured transient waveforms of the whole operation of NVSRAM cell as well as conventional SRAM cell which was fabricated on the same chip. First, NVSRAM cell is in normal mode and 0/1 or 1/0 data is written. After precharging bitline, node voltage is read out and written data is confirmed. Before power-off, store operation was performed. After arbitrary power-off period, recall operation was performed. Bitline is precharged and then node voltage is read out to confirm and verify the previously stored data. We were able to demonstrate store and recall operation for NVSRAM cell. On the other hand, conventional SRAM VOLUME 6, 2018 283 cell does not store and recall, as expected. Once the power is turned off, previous data is obviously erased. After poweron, SRAM cell becomes the state which is determined by its own characteristic variability. Fig. 10 shows the retention characteristics of the ferroelectric capacitor on NVSRAM cell. Polarization charge was measured by standard PUND measurement using switching voltage pulse and non-switching pulse at initial time and after certain retention period. The result supports more than 1 year retention. Fig. 11 shows the endurance characteristics of the ferroelectric capacitor on NVSRAM cell. P-V characteristics was measured before and after stress pulse trains. Endurance was maintained up to ∼10 8 stress cycles. For 10 3 activities of power-on and off per second, the capacitor must endure, at least, 10 9 stress pulses for 10 years retention. For more robust NVSRAM operation in power management, further material and process optimization will be explored in nanometer scale dimension.
V. SUMMARY
Toward normally-off computing for ultralow power IoT device, we proposed NVSRAM with CMOS compatible ferroelectric HfO 2 capacitor. We designed and fabricated prototype NVSRAM by university's fabrication facility, and experimentally demonstrated store and recall operation of NVSRAM. As an outlook, we will design NVSRAM based on commercial CMOS technology to investigate its feasibility for practical use. We will also look into reliability of ferroelectric HfO 2 capacitor in nanometer scale.
